

# DEPARTMENT OF COMMERCE

Patent and Trademark Office

Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

ON NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO.

05/28/99

SASHIDA

990535

**EXAMINER** 

MM91/0223 ARMSTRONG WESTERMAN HATTORI MCLELAND

& NAUGHTON 1725 K STREET NW SUITE 1000

WASHINGTON DC 20006

CHEN T

PAPER NUMBER

2813 DATE MAILED:

902/23/01

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

**BEST AVAILABLE COPY** 



Office Action Summary



Application No. 09/321,605

Applicant(s)

Sashida et al.

Examiner

Jack Chen

Group Art Unit 2813



X Responsive to communication(s) filed on Feb 14, 2001	:
☐ This action is <b>FINAL</b> .	
☐ Since this application is in condition for allowance except for in accordance with the practice under <i>Ex parte Quayle</i> , 193	
A shortened statutory period for response to this action is set to is longer, from the mailing date of this communication. Failure application to become abandoned. (35 U.S.C. § 133). Extens 37 CFR 1.136(a).	to respond within the period for response will cause the
Disposition of Claims	
	is/are pending in the application.
Of the above, claim(s) 17-20	is/are withdrawn from consideration.
☐ Claim(s)	is/are allowed.
Claim(s)	is/are objected to.
☐ Claims	are subject to restriction or election requirement.
Application Papers	
☐ See the attached Notice of Draftsperson's Patent Drawin	ng Review, PTO-948.
☐ The drawing(s) filed on is/are object	cted to by the Examiner.
☐ The proposed drawing correction, filed on	is Dapproved Disapproved.
$\hfill\Box$ The specification is objected to by the Examiner.	
$\hfill\Box$ The oath or declaration is objected to by the Examiner.	
Priority under 35 U.S.C. § 119	
☐ Acknowledgement is made of a claim for foreign priority	
☐ All ☐ Some* ☐ None of the CERTIFIED copies of the C	of the phonty documents have been
☐ received.	ımber)
received in this national stage application from the	
*Certified copies not received:	
Acknowledgement is made of a claim for domestic prior	
Attachment(s)	
☐ Notice of References Cited, PTO-892	
☐ Information Disclosure Statement(s), PTO-1449, Paper I	No(s)
☐ Interview Summary, PTO-413	240
<ul> <li>□ Notice of Draftsperson's Patent Drawing Review, PTO-9</li> <li>□ Notice of Informal Patent Application, PTO-152</li> </ul>	. · · · · · · · · · · · · · · · · · · ·
□ Notice of informal Patent Application, P10-152	
SEE OFFICE ACTION ON THE FOLLOWING PAGES	





Art Unit: 2813

#### **DETAILED ACTION**

### **Continued Prosecution Application**

- 1. The request filed on 2/14/2001 for a Continued Prosecution Application (CPA) under 37 CFR 1.53(d) based on parent Application No. 09/321,605 is acceptable and a CPA has been established. An action on the CPA follows.
- 2. Claims 17-20 are withdrawn from further consideration pursuant to 37 CFR 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made without traverse in Paper No. 5.

#### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1-16, 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mochizuki et al., U.S./5,990,507 in view of Ochiai, U.S./5,943,583 or Watanabe et al., U.S./5,481,490 or Zafar, U.S./5,750,419.



Art Unit: 2813

Mochizuki et al. discloses a method of forming a semiconductor device, which comprises forming an impurity diffusion layer S/D in a substrate; forming a first insulating film 13 covering the substrate; forming a lower electrode 17 of a capacitor on the first insulating film; forming an oxide dielectric film 18 of the capacitor on the lower electrode; forming an upper electrode 19 of the capacitor on the oxide dielectric film; forming a second insulating film 20 for covering the capacitor; forming a first opening on or above the impurity diffusion layer and a second opening on the upper electrode in the first and second insulating films, by etching a part of the second insulating film and a part of the first insulating film (fig. 12); forming a metal 21 (titanium nitride, fig. 12) film on the second insulating film for connecting electrically the impurity diffusion layer via the first opening and the upper electrode via the second opening; forming a local interconnection in a range which pass through the first opening and the second opening and contains at least a region where the upper electrode contacts the oxide dielectric film (see fig. 12, layer 21, which shows the local interconnection in a range which pass through the first opening and the second opening, and contains at least a region where the upper electrode contacts the oxide dielectric film, 18 contacts with 19), by patterning the metal film, or forming a local interconnection covering an entire portion of the upper electrode with an area which is larger than an area where the upper electrode contacts with the oxide dielectric film, in a range which passes through the first opening and the second opening, by patterning the metal film 22/11' (fig. 17, also see fig. 19, layers 22/11' or 36/11' or fig. 20, layer 22, or fig. 21, layers 111/22/11' or fig. 22, layers 22/11' or fig. 23, layers 11/22); wherein the local interconnection is a blocking





Art Unit: 2813

layer for preventing a diffusion of a redundant to the oxide dielectric film; and forming a third insulating film 23 for covering the local interconnection, see figs. 1-28, cols. 1-40.

However, Mochizuki et al. does not explicitly shows forming a first opening which exposes the impurity diffusion layer.

It is well known in the art to forming the first opening which exposes the impurity diffusion layer, such will allow the formation of the self-align contacts and eliminate the misalignment of the contact and simplify the processing steps. For example, Ochiai discloses a method of forming a semiconductor device, which comprises forming an impurity diffusion layer 8 in a substrate 4; forming a first insulating film 62 covering the substrate; forming a lower electrode 31 of a capacitor on the first insulating film; forming an oxide dielectric film 2 of the capacitor on the lower electrode; forming an upper electrode 32 of the capacitor on the oxide dielectric film; forming a second insulating film 63 for covering the capacitor; forming a first opening which expose the impurity diffusion layer and a second opening which exposes the upper electrode in the first and second insulating films, by etching a part of the second insulating film and a part of the first insulating film; forming an metal film 11 on the second insulating film for connecting electrically the impurity diffusion layer via the first opening and the upper electrode via the second opening; forming a local interconnection in a range which pass through the first opening and the second opening and contains at least a region where the upper electrode contacts the oxide dielectric film (fig. 4), by patterning the metal film, see figs. 1-5, cols. 1-8. Watanabe et al. also discloses the similar processes as above, see figs. 1-9, cols. 1-16.





Art Unit: 2813

Zafar also discloses a method of forming a semiconductor device, which comprises forming an impurity diffusion layer 204 in a substrate 20; forming a first insulating film covering the substrate; forming a lower electrode of a capacitor on the first insulating film; forming an oxide dielectric film 244 of the capacitor on the lower electrode; forming an upper electrode 246 of the capacitor on the oxide dielectric film; forming a second insulating film 32 for covering the capacitor; forming a first opening which exposes the impurity diffusion layer and a second opening which the upper electrode in the first and second insulating films, by etching a part of the second insulating film and a part of the first insulating film (fig. 3); forming an metal film on the second insulating film for connecting electrically the impurity diffusion layer via the first opening and the upper electrode via the second opening; forming a local interconnection in a range which pass through the first opening and the second opening and contains at least a region where the upper electrode contacts the oxide dielectric film (figs. 4-5), by patterning the metal film; and forming a third insulating film 522/524 for covering the local interconnection such will eliminate the short circuit problems, see figs. 1-6, cols. 1-8.

Therefore, the subject matter as a whole would have been obvious to one having ordinary skill in the art at the time the invention was made to further modify the standard process of Mochizuki et al. with the teaching of Ochiai or Watanabe et al. or Zafar because of the desirability to improve the performance of the device (i.e., eliminate misalignments of the contacts/plugs, and simplify the processing steps such will decrease the cost).





Art Unit: 2813

## Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 1-13, 16, 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ochiai, U.S./5,943,583 or Watanabe et al., U.S./5,481,490 taken with Zafar, U.S./5,750,419 and in view of Kawai et al., U.S./6,022,774 and Yamazaki et al., U.S./6,046,469.

Ochiai discloses a method of forming a semiconductor device, which comprises forming an impurity diffusion layer 8 in a substrate 4; forming a first insulating film 62 covering the substrate; forming a lower electrode 31 of a capacitor on the first insulating film; forming an oxide dielectric film 2 of the capacitor on the lower electrode; forming an upper electrode 32 of the capacitor on the oxide dielectric film; forming a second insulating film 63 for covering the capacitor; forming a first opening which exposes the impurity diffusion layer and a second opening which exposes the upper electrode in the first and second insulating films, by etching a part of the second insulating film and a part of the first insulating film; forming an metal film 11 on the second insulating film for connecting electrically the impurity diffusion layer via the first opening and the upper electrode via the second opening; forming a local interconnection in a range which pass through the first opening and the second opening and contains at least a region where the upper electrode contacts the oxide dielectric film (fig. 4), by patterning the metal film,



Art Unit: 2813

wherein the local interconnection is a blocking layer for preventing a diffusion of a redundant to the oxide dielectric film; see figs. 1-5, cols. 1-8. Watanabe et al. also discloses the similar processes as above, see figs. 1-9, cols. 1-16.

However, the above references do not expressively show forming a local interconnection covering an entire portion of the upper electrode; and forming a third insulating film for covering the local interconnection, and using titanium nitride as the metal film (11) and carrying out various steps of oxygen annealing.

Zafar discloses a method of forming a semiconductor device, which comprises forming an impurity diffusion layer 204 in a substrate 20; forming a first insulating film covering the substrate; forming a lower electrode of a capacitor on the first insulating film; forming an oxide dielectric film 244 of the capacitor on the lower electrode; forming an upper electrode 246 of the capacitor on the oxide dielectric film; forming a second insulating film 32 for covering the capacitor; forming a first opening which exposes the impurity diffusion layer and a second opening which exposes the upper electrode in the first and second insulating films, by etching a part of the second insulating film and a part of the first insulating film (fig. 3); forming an metal film on the second insulating film for connecting electrically the impurity diffusion layer via the first opening and the upper electrode via the second opening; forming a local interconnection in a range which pass through the first opening and the second opening and contains at least a region where the upper electrode contacts the oxide dielectric film (figs. 4-5), by patterning the metal film, wherein the local interconnection is a blocking layer for preventing a diffusion of a redundant to the oxide





Art Unit: 2813

dielectric film; and forming a third insulating film 522/524 for covering the local interconnection such will eliminate the short circuit problems, see figs. 1-6, cols. 1-8.

Kawai et al. discloses a method of forming a semiconductor device, which comprises forming an impurity diffusion layer in a substrate; forming a first insulating film covering the substrate; forming a lower electrode 31 of a capacitor on the first insulating film; forming an oxide dielectric film 32 of the capacitor on the lower electrode; forming an upper electrode 33 of the capacitor on the oxide dielectric film; forming a second insulating film 34 for covering the capacitor; forming a first opening which exposes the impurity diffusion layer and a second opening which exposes the upper electrode in the first and second insulating films, by etching a part of the second insulating film and a part of the first insulating film (figs. 2G); forming a metal film (titanium nitride) on the second insulating film via the first opening and the upper electrode via the second opening, forming a local interconnection covering an entire portion of the upper electrode with an area which is larger than an area where the upper electrode contacts with the oxide dielectric film, wherein the metal is a blocking layer for preventing a diffusion of a redundant to the oxide dielectric film; and carrying out various steps of oxygen annealing after each the etching steps such will improve the oxide dielectric layer, see fig. 1A-2H.

The further difference between the references as applied above and the instant claim is claim 5. Yamazaki et al. teaches a method for forming a semiconductor device (capacitor), which comprises patterning the oxide dielectric film and the lower electrode, forming an intermediate insulating film for covering the oxide dielectric film and the lower electrode, forming a window,

Art Unit: 2813

which is employed to define a capacitor region, in the intermediate insulating film by patterning

the intermediate insulating film, and forming the upper electrode at least in the window such will

reduce the area of the unit cell, therefore, a dense capacitor can be formed.

Therefore, the subject matter as a whole would have been obvious to one having ordinary

Page 9

skill in the art at the time the invention was made to further modify the standard process of Ochiai

or Watanabe et al. with the teaching of Zafar (eliminate the short circuit problems) and Kawai et

al. (improve the oxide dielectric layer characteristics) and Yamazaki et al. (reduce the area of the

unit cell, therefore, a dense capacitor can be formed) because of the desirability to improve the

performance of the device.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner 7.

should be directed to Jack Chen whose telephone number is (703) 308-5838. The examiner can

normally be reached on Monday-Friday from 8:30 am to 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

Charles Bowers, can be reached on (703) 308-2417.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the receptionist whose telephone number is (703) 308-0956.

Jack Chen

Feb. 22, 2001

Ehale 2. Bown J. **Charles Bowers** 

Supervisory Patent Examiner

Technology Center 2800